Scalable Encryption algorithm (SEA) is a symmetric block cipher, especially designed for resources constrain systems. SEA proposes low cost encryption routines (i.e. small code size, memory and power), targeted for processors with a limited instruction set. SEA is parametric with text, key and processor size, and allows efficient combination of encryption/decryption and key derivation. SEA was initially designed for software implementations in controllers, smart cards, or processors and small embedded applications. In this paper, we investigate the performance of SEA in a Field programmable gate array (FPGA) device. For this purpose, an iterative loop design of the block cipher is implemented on FPGA. Beyond its low cost performances, the proposed architecture is fully flexible with any parameters and takes advantage of generic VHDL coding. Our efficient modular adders implementation achieves lower area, power consumption and considerably higher throughputs on the target platform VIRTEX-4, xc4vl25 and SPARTAN-3, xc3s1400.
INTRODUCTION
Resource constrained encryption does not have a long history in symmetric cryptography. Notable examples of such ciphers are the Tiny Encryption Algorithm TEA or Yuval's proposal. However, both of them are relatively old and do not provide provable security against attacks such as linear and differential cryptanalysis. Present block ciphers, like the Advanced Encryption Standard Rijndael rather focus on finding a good trade-off between cost, security and performance. Hence, there arises a need for a new cryptosystem that provides suitable solution for resource constrained systems. Embedded applications such as building infrastructures present a significant opportunity and challenge for such new cryptosystems. One such new cryptosystem is Scalable Encryption Algorithm (SEA).
SEA: An Overview
The purpose for SEA is to implement in limited processing resources (e.g. a small processor); the proposed architecture is parametric with respect to plaintext, cipher text, key and the processor size. Since the architecture is parametric in nature, there is flexibility and allows implementing in all platforms with minimum code change. Most algorithms perform differently on different platforms but SEA is an exception as it allows obtaining a small encryption routine targeted to any given processor, the security of the cipher being adapted in function of its key size. Since we operate on a limited resource processor, we only do some basic operations (i.e. XOR, AND, OR, mod2 b addition). 
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IMPLEMENTATION OF SEA
Most present symmetric encryption algorithms result from a tradeoff between implementation cost and resulting performances. In addition, they generally aim to be implemented efficiently on a large variety of platforms. SEA takes an opposite approach and considers a context where we have very limited processing resources and throughput requirements. It was initially designed as a low-cost encryption and authentication routine targeted for processors with a limited instruction set. Additionally and contrary to most recent block ciphers (e.g. the DES and AES Rijndael), the algorithm takes the plaintext, key and the bus sizes as parameters and therefore can be straightforwardly adapted to various implementation contexts and/or security requirements. Compared to older solutions for low cost encryption like TEA (Tiny Encryption Algorithm) or Yuval"s proposal, SEA also benefits from a stronger security analysis, derived from recent advances in block cipher design/cryptanalysis [2] . In practice, SEA was proven to be an efficient solution for embedded software applications using microcontrollers, but its hardware performances have not yet been investigated. This paper therefore proposes to investigate the interest of this algorithm for area and power in constrained applications. The investigation starts with an exploration of the features of a low cost FPGA encryption/ decryption core for SEA [1] .
Algorithmic Description
Basic Operations
Due to its simplicity constraints, SEA n,b is based on a limited number of elementary operations (selected for their availability in any processing device) denoted as follows: (1) In this section, we give a complete description of the algorithm, starting with the important parameters, and then emphasizing its basic operation. Afterwards follows the round and key round description of SEA is presented [1] .
Encrypt/Decrypt and Key round
The encrypt round F E , decrypt round F D and key round F K are defined as:
Encryption Round F E :
Decryption Round F D : Figure. 2.1. Encrypt/decrypt round and key round, Key Scheduling Round F K :
The Complete Cipher
The cipher iterates an odd number n r of rounds. The pseudo code given in Figure 2 .2 illustrates the necessary steps to encrypt a plaintext P under a key K and produce a cipher text C. P,C and K have a parametric bit size n. The operations within the cipher are performed considering parametric b-bit words. In this pseudo code, the "&" relates to the concatenation operator, KR n r /2 is taken before the switch and C(i) is a nb-word vector of which all the words have value 0 excepted the LSB that equals i. Decryption is exactly the same, using the decrypt round F D .
C=SEAn,b(P,K) { % initialization: L0&R0 = P; KL0&KR0 = K; % key scheduling: for i in 1 to ⌊nr/2 ⌋ Since n r is odd, referring the figure 2.2 for key scheduling and encryption the value of n r must rounded up or down.
Rounding up or ceil is denoted as ⌈⌉ and rounding down or floor is denoted as ⌊⌋.
Suggested Number of rounds
The minimum required number of rounds to provide security against known attacks would be n r = [3(n/4) + 2((n/2b )+ b/2)]. This roughly corresponds to the number of rounds to resist linear/differential attacks plus twice the number of rounds to obtain complete diffusion (to prevent both structural attacks and outer rounds improvements of statistical attacks). The value of n r must be always odd, if not 1 must be added to make it odd.
HARDWARE IMPLEMENTATION
Implementation Description
The first investigation step to the hardware implementation of SEA proposes to take a look at a straightforward implementation of the algorithm on an FPGA platform, achieving one round per clock cycle and denoted as the loop implementation. Resource-consuming blocks are the S-boxes and the mod 2b adder; the Word Rotate and Bit Rotate blocks are implemented by swapping wires. According to the specifications, the key schedule contains two multiplexors allowing switching the right and left part of the round key at half the execution of the algorithm, using the appropriate command signal Swap. The multiplexor controlled by Switch provides the round function with the right part of the round key for the first half of the execution and transmits its left part instead after the switch. The Generic Loop Architecture is simple and only changes in the location of the R and R -1 Block. The number of rounds n r is an optional input that can be automatically derived from n and b. In this paper , we mainly focused to propose a light weight Modular adders in consider of low power optimization at the synthesizable VHDL design level.
Implementation of efficient Modular adders
The modulo m addition of two numbers x and y belonging to {0, . . .,m − 1} is defined by:
(x + y) mod m = x + y if x +y < m, and -----(3.1) = x + y − m if x + y ≥ m, and can be straightforwardly implemented by an adder, a comparator, and a subtractor. The comparison is however expensive, both in terms of area and delay. The algorithms studied in this section allow to get rid of it and lead to more efficient hardware operators. In this paper, k = [log2 m]+1 denotes the number of bits which are required to encode both inputs and output of a modulo m arithmetic operator. There are basically three methodologies to carry out a modulo m addition [10] :
1. Adder-Based Operators. Implementing Equation (3.1)
and described by Algorithm 1 leads to the circuit of Figure  1c . Reference [10] provides for instance a proof a correctness of this method. This architecture requires only two carrypropagate adders and a Multiplexer and is therefore well suited for FPGAs. The architecture of implemented algorithm 3.1 is portrayed in figure 3.1. Our proposed modulo addition algorithm leads to smallest circuits, in turn reduced overall circuit complexity of SEA. 
IMPLEMENTATION RESULTS
Implementation results were extracted with the ISE 9.2i tool from Xilinx on an device XC4VLX25, VIRTEX-4 platform with speed grade-12 and XC3S1400, SPARTAN-3 platform with speed grade -4. XPower Analyzer tool was used to analyze the power consumption of the implementation. The implementation was done for variants bit data (n) and a processor word size (b). We achieved reduction in number of slice (Figure 4 .1), high throughputs (Figure 4 .2) and increase in work frequency (Figure 4. 3) in implementation compared to implementation of [1] . Throughput /Area ratio are also shown in Figure 4 .4. Our implementation of SEA exhibited a very small area utilization that comes at the cost of increased throughput and reduced power consumption. Consequently, it can be considered as the interesting alternative for constrained devices. 
CONCLUSION
SEA was initially proposed for low cost software implementations. While these design criteria turned out to allow low cost hardware implementations as well, it is likely that targeting a cipher specifically for low cost hardware would lead to even better solutions.
Through the hardware investigation of the SEA, we show that this modular symmetric algorithm, targeted for lowresources software solutions, can interestingly respond to constrained hardware needs. We first demonstrated that the scalability of this algorithm can be kept in the hardware description language(VHDL). The simple iterative loop design achieves interesting performance in area and power reduction, improvise throughputs in FPGA. In addition we analysed the power consumed by the SEA module for different variants in data block and word size.
It is also important to emphasize a number of advantages in SEA that cannot be found in other recent block ciphers, namely its simplicity, scalability(re-implementing SEA for a new block size does not require to re-write code), good combination of encryption and decryption.
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